Regviz

Espressif Systems /ESP32 /RMT /CH0CONF0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CH0CONF0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/RMT/CH0CONF0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DIV_CNT0IDLE_THRES0MEM_SIZE 0 (CARRIER_EN)CARRIER_EN 0 (CARRIER_OUT_LV)CARRIER_OUT_LV 0 (MEM_PD)MEM_PD 0 (CLK_EN)CLK_EN

Fields

DIV_CNT

This register is used to configure the frequency divider’s factor in channel0.
IDLE_THRES

In receive mode when no edge is detected on the input signal for longer than reg_idle_thres_ch0 then the receive process is done.
MEM_SIZE

This register is used to configure the the amount of memory blocks allocated to channel0.
CARRIER_EN

This is the carrier modulation enable control bit for channel0.
CARRIER_OUT_LV

This bit is used to configure the way carrier wave is modulated for channel0.1’b1:transmit on low output level 1’b0:transmit on high output level.
MEM_PD

This bit is used to reduce power consumed by mem. 1:mem is in low power state.
CLK_EN

This bit is used to control clock.when software config RMT internal registers it controls the register clock.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data